Implementing integrated circuit chip attach in three dimensional stack using vapor deposited solder Cu pillars

ABSTRACT

A method and structures are provided for implementing individual integrated circuit chip attach in a three dimensional (3D) stack. A plurality of hollow copper pillars is formed, and the hollow copper pillars are coated with lead free solder using vapor deposition.

FIELD OF THE INVENTION

The present invention relates generally to the data processing field, and more particularly, relates to a method and structures for joining individual chips in a three dimensional (3D) stack using vapor deposited solder copper pillars.

DESCRIPTION OF THE RELATED ART

Emerging three-dimensional (3D) integration technology offers tremendous benefits. Intense research activities are going on about technology, simulation, design, and product prototypes.

A need exists for an effective and efficient method and structure to attach individual chips in a three dimensional (3D) stack.

SUMMARY OF THE INVENTION

Principal aspects of the present invention are to provide a method and structures for implementing individual integrated circuit chip attach in a three dimensional (3D) stack. Other important aspects of the present invention are to provide such method and structure substantially without negative effects and that overcome many of the disadvantages of prior art arrangements.

In brief, a method and structures are provided for implementing individual integrated circuit chip attach in a three dimensional (3D) stack. A plurality of hollow copper pillars is formed, and the hollow copper pillars are coated with lead free solder using vapor deposition.

In accordance with features of the invention, the hollow copper pillars increase the thermal conduction and strength of the vapor deposited solder.

In accordance with features of the invention, once the deposited solder has been attached via reflow, an Al(Cu) alloy is vapor deposited to mitigate electromigration issues which arises due to roughness of the plating lines and alignment issues.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention together with the above and other objects and advantages may best be understood from the following detailed description of the preferred embodiments of the invention illustrated in the drawings, wherein:

FIG. 1 illustrates an example three dimensional (3D) stack assembly including a novel interconnect in accordance with the preferred embodiment;

FIG. 2 illustrates an example structure for implementing an individual interconnect between the two individual integrated circuit chips in the three dimensional (3D) stack of FIG. 1 in accordance with the preferred embodiment; and

FIG. 3 is a flow chart illustrating exemplary steps for forming hollow copper pillars and implemented between IC dies in accordance with the preferred embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings, which illustrate example embodiments by which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the invention.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

In accordance with features of the invention, a method and structures are provided for implementing individual integrated circuit chip attach in a three dimensional (3D) stack.

Having reference now to the drawings, in FIG. 1, there is shown an example three dimensional (3D) stack assembly generally designated by reference character 100 in accordance with preferred embodiments. The chip stack assembly 100 includes a novel interconnect generally designated by reference character 102.

The chip stack assembly 100 includes a first chip or die 1, 104 and a second chip or die 2, 104 attached together by the interconnect 102. The interconnect 102 includes a plurality of soldered hollow copper columns 106. The hollow copper pillars 106 are coated with lead free solder using vapor deposition. The Cu pillars 106 increase the thermal conduction and strength of the solder. Once the deposited solder has been attached via reflow, an aluminum copper Al(Cu) alloy is vapor deposited to mitigate electromigration issues which arise, for example, due to roughness of the plating lines and alignment issues, which otherwise can cause high current density resulting in material transfer.

A cooling liquid channel 108 is provided between a substrate 110, such as a silicon and/or glass interposer 110 and the 3D stack. The interconnect 102 and the cooling liquid open channel 108 provide a cooling path for the assembly 100. Cooling fluid flows through TSVs (through silicon vias) 112 extending through the first chip 1, 104, through soldered hollow copper columns 106 between the chips, and through TSVs 112 on the second chip 2, 104. A seal band 114 is provided at an entrance and an exit of the cooling liquid open channel 108. A plurality of micro bumps 118 provides connections between the chip stack assembly 100 and the interposer 110.

Referring also to FIG. 2, there are shown an example structures and process steps generally designated by reference character 200 for implementing the interconnect 102 between the two individual integrated circuit chips in the three dimensional (3D) stack assembly 100 of FIG. 1 in accordance with the preferred embodiment. First as indicated by reference character 202, TSVs are created for copper pillars. Next, as indicated by reference character 204, hollow CU pillars 204 are formed, and SAC solder as indicated by reference character 206 is vapor deposited. Next as indicated by reference character 208, an AL (CU) alloy is vapor deposited.

Referring now to FIG. 3, there are shown exemplary steps for forming hollow copper pillars and implemented between IC dies in accordance with the preferred embodiment. As indicated in a block 302, holes are created for copper pillars in a carrier material. The carrier is masked to isolate copper plating as indicated in a block 304 and the carrier holes are coated with copper as indicated in a block 306. Next solder is vapor deposited to the copper pillars 310. The chip dies are aligned to the carrier 312 and reflow solder attached as indicated in a block 314. Once the deposited solder has been attached via reflow, an aluminum copper Al(Cu) alloy is vapor deposited for electromigration mitigation as indicated in a block 316.

While the present invention has been described with reference to the details of the embodiments of the invention shown in the drawing, these details are not intended to limit the scope of the invention as claimed in the appended claims. 

What is claimed is:
 1. A structure for implementing an interconnect individual integrated circuit (IC) chip attach in a three dimensional (3D) stack comprising: an interconnect for joining IC chips; said interconnect including a plurality of hollow copper pillars, and said hollow copper pillars being coated with lead free solder using vapor deposition, said lead free solder coated hollow copper pillars being coated with an aluminum copper alloy Al(Cu) alloy for electromigration mitigation. 